Publication
Unified transform architecture for AVC, AVS, VC-1 and HEVC high-performance codecs
| Summary: | A unified architecture for fast and efficient computation of the set of two-dimensional (2-D) transforms adopted by the most recent state-of-the-art digital video standards is presented in this paper. Contrasting to other designs with similar functionality, the presented architecture is supported on a scalable, modular and completely configurable processing structure. This flexible structure not only allows to easily reconfigure the architecture to support different transform kernels, but it also permits its resizing to efficiently support transforms of different orders (e. g. order-4, order-8, order-16 and order-32). Consequently, not only is it highly suitable to realize high-performance multi-standard transform cores, but it also offers highly efficient implementations of specialized processing structures addressing only a reduced subset of transforms that are used by a specific video standard. The experimental results that were obtained by prototyping several configurations of this processing structure in a Xilinx Virtex-7 FPGA show the superior performance and hardware efficiency levels provided by the proposed unified architecture for the implementation of transform cores for the Advanced Video Coding (AVC), Audio Video coding Standard (AVS), VC-1 and High Efficiency Video Coding (HEVC) standards. In addition, such results also demonstrate the ability of this processing structure to realize multi-standard transform cores supporting all the standards mentioned above and that are capable of processing the 8k Ultra High Definition Television (UHDTV) video format (7,680 x 4,320 at 30 fps) in real time. |
|---|---|
| Main Authors: | personDias, Tiago |
| Other Authors: | Roma, Nuno; Sousa, Leonel |
| Subject: | Video Coding Multi-Standard Transform Architecture Systolic Array FPGA |
| Year: | 2014 |
| Country: | Portugal |
| Document type: | article |
| Access type: | restricted access |
| Associated institution: | Universidade Politécnica de Lisboa |
| Language: | English |
| Origin: | Repositório Científico da Universidade Politécnica de Lisboa |
Similar Items
groups High Performance Multi-Standard Architecture for DCT Computation in H.264/AVC High Profile and HEVC Codecs
by: Dias, Tiago
Published: (2013)
by: Dias, Tiago
Published: (2013)
article Scalable unified transform architecture for advanced video coding embedded systems
by: Dias, Tiago
Published: (2013)
by: Dias, Tiago
Published: (2013)
article A Flexible Architecture for the Computation of Direct and Inverse Transforms in H.264/AVC Video Codecs
by: Dias, Tiago
Published: (2011)
by: Dias, Tiago
Published: (2011)
groups High throughput and scalable architecture for unified transform coding in embedded H.264/AVC video coding systems
by: Dias, Tiago
Published: (2011)
by: Dias, Tiago
Published: (2011)
school Transform co-processor for AV1 video coding standard
by: Inocêncio, Miguel Oliveira
Published: (2019)
by: Inocêncio, Miguel Oliveira
Published: (2019)
school Uma plataforma híbrida baseada em FPGA para a aceleração de um algoritmo de alinhamento de sequências biológicas
by: FIGUEIRÔA, Luiz Henrique Alves
Published: (2016)
by: FIGUEIRÔA, Luiz Henrique Alves
Published: (2016)
school A deblocking filter architecture for high efficiency video coding standard (HEVC).
by: Dalcin, Felipe Vogel
Published: (2014)
by: Dalcin, Felipe Vogel
Published: (2014)
article Correlation modeling for a distributed scalable video codec based on the HEVC standard
by: Hoang Van, Xiem
Published: (2014)
by: Hoang Van, Xiem
Published: (2014)
school Desenvolvimento de Arquiteturas de Alto Desempenho dedicadas à compressão de vídeo segundo o Padrão H.264/AVC
by: Agostini, Luciano Volcan
Published: (2008)
by: Agostini, Luciano Volcan
Published: (2008)
article Design and FPGA prototyping of a H: 264/AVC main profile decoder for HDTV
by: Agostini,Luciano V.
Published: (2007)
by: Agostini,Luciano V.
Published: (2007)
school Performance and coding efficiency evaluation of HEVC parallelization strategies.
by: Silva, Filipe Posteral
Published: (2014)
by: Silva, Filipe Posteral
Published: (2014)
article Performance, power and scalability analysis of HEVC interpolation filter using FPGAs
by: Gomez-Pulido, Juan A.
Published: (2015)
by: Gomez-Pulido, Juan A.
Published: (2015)
school Arquiteturas de hardware para filtros de interpolação segundo o codec de vídeo AV1
by: FREITAS, Daiane Fonseca
Published: (2021)
by: FREITAS, Daiane Fonseca
Published: (2021)
school Load-balancing for Parallel HEVC Video Encoding
by: Rocha, Ricardo António da Silva
Published: (2016)
by: Rocha, Ricardo António da Silva
Published: (2016)
school Adaptive tiling algorithm based on highly correlated picture regions for the HEVC standard
by: Silva, Cauane Blumenberg
Published: (2014)
by: Silva, Cauane Blumenberg
Published: (2014)
article The simulation of systolic array implementation schemes for Hopfield neural nets
by: Mazurkiewicz, Jacek
Published: (1996)
by: Mazurkiewicz, Jacek
Published: (1996)
school Power aware integer motion estimation architecture for HEVC video encoding
by: Abreu, Brunno Alves de
Published: (2021)
by: Abreu, Brunno Alves de
Published: (2021)
school Otimizações algorítmicas e desenvolvimento arquitetural para as DCTs do HEVC
by: Jeske, Ricardo Garcia
Published: (2020)
by: Jeske, Ricardo Garcia
Published: (2020)
article Systolic-based hardware realisation of Hopfield neural network
by: Mazurkiewicz, Jacek
Published: (2002)
by: Mazurkiewicz, Jacek
Published: (2002)
school Fast Fourier transform implementation and integer carrier frequency offset estimation for the IEEE802.15.4g Standard : Implementação da transformada rápida de Fourier e estimador de error de frequência para a norma IEEE802.15.4g
by: Garcia Urdaneta, Daniel, 1982-
Published: (2019)
by: Garcia Urdaneta, Daniel, 1982-
Published: (2019)
article Disparity compensation using geometric transforms
by: Monteiro, Ricardo J. S.
Published: (2014)
by: Monteiro, Ricardo J. S.
Published: (2014)
article Dynamic Motion Vector Refreshing For Enhanced Error Resilience In Hevc
by: Carreira, J.
Published: (2014)
by: Carreira, J.
Published: (2014)
school Exploring partial distortion elimination techniques in the sum of absolute differences architecture for HEVC integer motion estimation
by: Abreu, Brunno Alves de
Published: (2019)
by: Abreu, Brunno Alves de
Published: (2019)
article Geometric transforms and reference picture list optimization for efficient disparity compensation
by: Ricardo J. S. Monteiro
Published: (2015)
by: Ricardo J. S. Monteiro
Published: (2015)
groups FPGA: targeted development system for embedded applications
by: Sklyarov, Valery
Published: (1999)
by: Sklyarov, Valery
Published: (1999)
groups Development system for FPGA-based digital circuits
by: Sklyarov, Valery
Published: (1999)
by: Sklyarov, Valery
Published: (1999)
school Disparity compensation using geometric transforms
by: Monteiro, Ricardo Jorge Santos
Published: (2014)
by: Monteiro, Ricardo Jorge Santos
Published: (2014)
school Desenvolvimento de arquiteturas digitais para o módulo de transformadas, segundo o padrão HEVC de codificação de vídeo
by: Bonatto, Luana Vieira Martinez
Published: (2020)
by: Bonatto, Luana Vieira Martinez
Published: (2020)
article Fast HEVC Encoding Decisions Using Data Mining
by: Correa, Guilherme
Published: (2015)
by: Correa, Guilherme
Published: (2015)
article Complexity control of HEVC through quadtree depth estimation
by: Correa, Guilherme
Published: (2013)
by: Correa, Guilherme
Published: (2013)
school Algorithm and hardware based architectural design targeting the intra-frame prediction of the HEVC video coding standard
by: Palomino, Daniel Munari Vilchez
Published: (2013)
by: Palomino, Daniel Munari Vilchez
Published: (2013)
school Implementation of digital processing algorithms for real time radiation spectroscopy applications
by: Madeira, Gil Ramos
Published: (2024)
by: Madeira, Gil Ramos
Published: (2024)
article Desenvolvimento de uma calculadora baseada numa FPGA e num touch panel
by: Costa, Rui
Published: (2003)
by: Costa, Rui
Published: (2003)
school Soluções para redução de complexidade da transcodificação de vídeos HEVC para AV1
by: Borges, Alex Machado
Published: (2019)
by: Borges, Alex Machado
Published: (2019)
article Fast coding tree structure decision for HEVC based on classification trees
by: Correa, Guilherme
Published: (2016)
by: Correa, Guilherme
Published: (2016)
school An analysis of AV1 codec efficiency and fidelity
by: Reis, Danyel Gustavo Gomes dos
Published: (2019)
by: Reis, Danyel Gustavo Gomes dos
Published: (2019)
article Gray-code TDC with improved linearity and scalability for LiDAR applications
by: Machado, Rui
Published: (2020)
by: Machado, Rui
Published: (2020)
school Implementação física de arquiteturas de hardware para a decodificação de vídeo digital segundo o padrão H.264/AVC
by: Silva, Leandro Max de Lima
Published: (2011)
by: Silva, Leandro Max de Lima
Published: (2011)
article Circuitos virtuais baseados em reprogramação e reconfiguração dinâmica
by: Sklyarov, Valery
Published: (1998)
by: Sklyarov, Valery
Published: (1998)
school A fast motion estimation algorithm and its VLSI architecture for high efficiency video coding
by: Nalluri, Purnachand
Published: (2016)
by: Nalluri, Purnachand
Published: (2016)
Similar Items
-
groups High Performance Multi-Standard Architecture for DCT Computation in H.264/AVC High Profile and HEVC Codecs
by: Dias, Tiago
Published: (2013) -
article Scalable unified transform architecture for advanced video coding embedded systems
by: Dias, Tiago
Published: (2013) -
article A Flexible Architecture for the Computation of Direct and Inverse Transforms in H.264/AVC Video Codecs
by: Dias, Tiago
Published: (2011) -
groups High throughput and scalable architecture for unified transform coding in embedded H.264/AVC video coding systems
by: Dias, Tiago
Published: (2011) -
school Transform co-processor for AV1 video coding standard
by: Inocêncio, Miguel Oliveira
Published: (2019)