Publicação

Design and FPGA prototyping of a H: 264/AVC main profile decoder for HDTV

Ver documento

Detalhes bibliográficos
Resumo:This paper presents the architecture, design, validation, and hardware prototyping of the main architectural blocks of main profile H.264/AVC decoder, namely the blocks: inverse transforms and quantization, intra prediction, motion compensation and deblocking filter, for a main profile H.264/AVC decoder. These architectures were designed to reach high throughputs and to be easily integrated with the other H.264/AVC modules. The architectures, all fully H.264/AVC compliant, were completely described in VHDL and further validated through simulations and FPGA prototyping. They were prototyped using a Digilent XUP V2P board, containing a Virtex-II Pro XC2VP30 Xilinx FPGA. The post place-and-route synthesis results indicate that the designed architectures are able to process 114 million samples per second and, in the worst case, they are able to process 64 HDTV frames (1080x1920) per second, allowing their use in H.264/AVC decoders targeting real time HDTV applications.
Autores principais:Agostini,Luciano V.
Outros Autores:Azevedo Filho,Arnaldo P.; Staehler,Wagston T.; Rosa,Vagner S.; Zatt,Bruno; Pinto,Ana Cristina M.; Porto,Roger Endrigo; Bampi,Sergio; Susin,Altamiro A.
Assunto:Video Coding H.264/AVC Decoder Digital Television HDTV VLSI Architectures FPGA Prototping
Ano:2007
País:Brasil
Tipo de documento:artigo
Tipo de acesso:acesso aberto
Instituição associada:IBICT
Idioma:inglês
Origem:Oasisbr

Registos relacionados

Atividades financiadas

Não foram encontrados projetos financiados.

Registos relacionados