Publicação
Architectural Design for Heartbeat Detection Circuits using Verilog-A Behavioral Modeling
| Resumo: | This work presents a study of two analog frontend circuit architectures for heartbeat detection. Both circuits present an amplification block as the first stage, followed by a band-pass filter. In the first, the heartbeat detection is done using an adaptive threshold based on pulse-width, whereas the heartbeat detection in the second is done using a sample and hold to find the maximum and minimum peak of each beating. Both architectures are modeled in Verilog-A and simulated using real-world ECG signals with different characteristics. This work studies possible fundamental analog circuit blocks suitable for wearable implementation. It evaluates critical performances requirements from the analysis of the behavior simulations. It was verified that the first circuit can properly detect heartbeats as long as the input-referred noise is below 21 μV, whereas the second one ensures it until 30 μV. The low cutoff frequency can be approximately 10 Hz without compromising the signal’s peaks, which means that these specifications can be relaxed substantially compared to systems intended to reconstruct the signal accurately. |
|---|---|
| Autores principais: | Vieira, R. |
| Outros Autores: | Passos, F.; Póvoa, R.; Martins, R.; Horta, N.; Guilherme, J.; Lourenço, N. |
| Assunto: | Heartbeat Detection Healthcare Verilog-A |
| Ano: | 2022 |
| País: | Portugal |
| Tipo de documento: | atas de conferência |
| Tipo de acesso: | acesso restrito |
| Instituição associada: | Escola Superior Náutica Infante D. Henrique |
| Idioma: | inglês |
| Origem: | Escola Superior Náutica Infante D. Henrique |
| _version_ | 1876683542152347648 |
|---|---|
| author | Vieira, R. |
| author2 | Passos, F. Póvoa, R. Martins, R. Horta, N. Guilherme, J. Lourenço, N. |
| author2_role | author author author author author author |
| author_facet | Vieira, R. Passos, F. Póvoa, R. Martins, R. Horta, N. Guilherme, J. Lourenço, N. |
| author_role | author |
| contributor_name_str_mv | Repositório Comum |
| country_str | PT |
| creators_json_txt | [{\"Person.name\":\"Vieira, R.\"},{\"Person.name\":\"Passos, F.\"},{\"Person.name\":\"Póvoa, R.\"},{\"Person.name\":\"Martins, R.\"},{\"Person.name\":\"Horta, N.\"},{\"Person.name\":\"Guilherme, J.\"},{\"Person.name\":\"Lourenço, N.\"}] |
| datacite.contributors.contributor.contributorName.fl_str_mv | Repositório Comum |
| datacite.creators.creator.creatorName.fl_str_mv | Vieira, R. Passos, F. Póvoa, R. Martins, R. Horta, N. Guilherme, J. Lourenço, N. |
| datacite.date.Accepted.fl_str_mv | 2022-01-01T00:00:00Z |
| datacite.date.available.fl_str_mv | 2025-09-18T13:12:34Z |
| datacite.date.embargoed.fl_str_mv | 2025-09-18T13:12:34Z |
| datacite.rights.fl_str_mv | http://purl.org/coar/access_right/c_16ec |
| datacite.subjects.subject.fl_str_mv | Heartbeat Detection Healthcare Verilog-A |
| datacite.titles.title.fl_str_mv | Architectural Design for Heartbeat Detection Circuits using Verilog-A Behavioral Modeling |
| dc.contributor.none.fl_str_mv | Repositório Comum |
| dc.creator.none.fl_str_mv | Vieira, R. Passos, F. Póvoa, R. Martins, R. Horta, N. Guilherme, J. Lourenço, N. |
| dc.date.Accepted.fl_str_mv | 2022-01-01T00:00:00Z |
| dc.date.available.fl_str_mv | 2025-09-18T13:12:34Z |
| dc.date.embargoed.fl_str_mv | 2025-09-18T13:12:34Z |
| dc.format.none.fl_str_mv | application/pdf |
| dc.identifier.none.fl_str_mv | http://hdl.handle.net/10400.26/58719 |
| dc.language.none.fl_str_mv | eng |
| dc.publisher.none.fl_str_mv | IEEE |
| dc.rights.cclincense.fl_str_mv | http://creativecommons.org/licenses/by-nc/4.0/ |
| dc.rights.none.fl_str_mv | http://purl.org/coar/access_right/c_16ec |
| dc.subject.none.fl_str_mv | Heartbeat Detection Healthcare Verilog-A |
| dc.title.fl_str_mv | Architectural Design for Heartbeat Detection Circuits using Verilog-A Behavioral Modeling |
| dc.type.none.fl_str_mv | http://purl.org/coar/resource_type/c_f744 |
| description | This work presents a study of two analog frontend circuit architectures for heartbeat detection. Both circuits present an amplification block as the first stage, followed by a band-pass filter. In the first, the heartbeat detection is done using an adaptive threshold based on pulse-width, whereas the heartbeat detection in the second is done using a sample and hold to find the maximum and minimum peak of each beating. Both architectures are modeled in Verilog-A and simulated using real-world ECG signals with different characteristics. This work studies possible fundamental analog circuit blocks suitable for wearable implementation. It evaluates critical performances requirements from the analysis of the behavior simulations. It was verified that the first circuit can properly detect heartbeats as long as the input-referred noise is below 21 μV, whereas the second one ensures it until 30 μV. The low cutoff frequency can be approximately 10 Hz without compromising the signal’s peaks, which means that these specifications can be relaxed substantially compared to systems intended to reconstruct the signal accurately. |
| dirty | 0 |
| eu_rights_str_mv | restrictedAccess |
| format | conferenceProceedings |
| fulltext.url.fl_str_mv | https://comum.rcaap.pt/bitstreams/13ae7e31-1c70-432a-bb88-f906b54dcd57/download |
| id | enidh_607ad258395895e0e7ded84dd463f9be |
| identifier.url.fl_str_mv | http://hdl.handle.net/10400.26/58719 |
| inst_facet_str | urn:organizationAcronym:enidh{{{_:::_}}}Escola Superior Náutica Infante D. Henrique |
| instacron_str | enidh |
| institution | Escola Superior Náutica Infante D. Henrique |
| instname_str | Escola Superior Náutica Infante D. Henrique |
| language | eng |
| network_acronym_str | enidh |
| network_name_str | Escola Superior Náutica Infante D. Henrique |
| oai_identifier_str | oai:comum.rcaap.pt:10400.26/58719 |
| organization_str_mv | urn:organizationAcronym:enidh |
| person_str_mv | Vieira, R. Passos, F. Póvoa, R. Martins, R. Horta, N. Guilherme, J. Lourenço, N. |
| publishDate | 2022 |
| publisher.none.fl_str_mv | IEEE |
| repo_facet_str | urn:repositoryAcronym:enidh{{{_:::_}}}Escola Superior Náutica Infante D. Henrique |
| reponame_str | Escola Superior Náutica Infante D. Henrique |
| repository_id_str | urn:repositoryAcronym:enidh |
| service_str_mv | urn:repositoryAcronym:enidh |
| spelling | engIEEEengThis work presents a study of two analog frontend circuit architectures for heartbeat detection. Both circuits present an amplification block as the first stage, followed by a band-pass filter. In the first, the heartbeat detection is done using an adaptive threshold based on pulse-width, whereas the heartbeat detection in the second is done using a sample and hold to find the maximum and minimum peak of each beating. Both architectures are modeled in Verilog-A and simulated using real-world ECG signals with different characteristics. This work studies possible fundamental analog circuit blocks suitable for wearable implementation. It evaluates critical performances requirements from the analysis of the behavior simulations. It was verified that the first circuit can properly detect heartbeats as long as the input-referred noise is below 21 μV, whereas the second one ensures it until 30 μV. The low cutoff frequency can be approximately 10 Hz without compromising the signal’s peaks, which means that these specifications can be relaxed substantially compared to systems intended to reconstruct the signal accurately.application/pdfengArchitectural Design for Heartbeat Detection Circuits using Verilog-A Behavioral ModelingVieira, R.Passos, F.Póvoa, R.Martins, R.Horta, N.Guilherme, J.Lourenço, N.HostingInstitutionOrganizationalRepositório Comume-mailmailto:comum@rcaap.ptcomum@rcaap.ptDOIIsPartOf10.1109/SMACD55068.2022.98162532025-09-18T13:12:34Z20222022-01-01T00:00:00ZHandlehttp://hdl.handle.net/10400.26/58719http://purl.org/coar/access_right/c_16ecrestricted accessHeartbeat DetectionHealthcareVerilog-A1605466 bytesother research producthttp://purl.org/coar/resource_type/c_f744conference proceedings2022http://creativecommons.org/licenses/by-nc/4.0/http://purl.org/coar/access_right/c_16ecapplication/pdffulltexthttps://comum.rcaap.pt/bitstreams/13ae7e31-1c70-432a-bb88-f906b54dcd57/downloadProceedings - 2022 18th International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design, SMACD 202214Villasimius, Itália2022-12-06 |
| spellingShingle | Architectural Design for Heartbeat Detection Circuits using Verilog-A Behavioral Modeling Vieira, R. Heartbeat Detection Healthcare Verilog-A |
| status | SINGLETON |
| subject.fl_str_mv | Heartbeat Detection Healthcare Verilog-A |
| title | Architectural Design for Heartbeat Detection Circuits using Verilog-A Behavioral Modeling |
| title_full | Architectural Design for Heartbeat Detection Circuits using Verilog-A Behavioral Modeling |
| title_fullStr | Architectural Design for Heartbeat Detection Circuits using Verilog-A Behavioral Modeling |
| title_full_unstemmed | Architectural Design for Heartbeat Detection Circuits using Verilog-A Behavioral Modeling |
| title_short | Architectural Design for Heartbeat Detection Circuits using Verilog-A Behavioral Modeling |
| title_sort | Architectural Design for Heartbeat Detection Circuits using Verilog-A Behavioral Modeling |
| topic | Heartbeat Detection Healthcare Verilog-A |
| topic_facet | Heartbeat Detection Healthcare Verilog-A |
| url | http://hdl.handle.net/10400.26/58719 |
| visible | 1 |
Atividades financiadas
Não foram encontrados projetos financiados.